





One of the World's Largest
Manufacturers
of Discrete Semiconductors and Passive Components

Improve Efficiency With Refined Mosfet Loss Analysis And Selection Techniques For Use In Popular Power Conversion Topologies





Power Conversion Building Blocks




MOSFET Technology Evolution

- Achieve the lowest $R_{DS(on)}$, (RdsA) without sacrificing switching performance
 - Continue to increase cell density (more channels in parallel)
 - Shallow Junctions / Short Channels
 - Deeper Trenches / Charge balancing
 - Highly doped materials
 - Thinner wafers
 - Improved Packaging



MOSFET Components of Resistance



	BV _{dss}	30V	100V	600V
R _{ch} :	35%	8%	3%	
R _{epi} :	35%	88%	96%	
R _{sub} :	30%	3%	1%	
Total Si	1.2mΩ	15mΩ	1.5Ω	
	0.5mΩ	5mΩ	300mΩ	

New technologies from Vishay : Total Si

12 – 30V
Gen IV

40 – 200V
ThunderFET
Gen IV

500 - 1200V
E Series




FOM Discussion

- Historically power Mosfet industry uses a Figure of Merit defined as $R_{dson} \times Q_g$
 - Lower the FOM better is the device
 - Can carry more current and switch faster at the same time
- Recently there is considerable rethinking on the issue
- Problem is that this definition is “blind” to the application
 - Operating conditions show over two orders of magnitude variation in frequency, voltages and currents.
- Designers choose their device based on several considerations
 - Most important being loss and efficiency
 - There is no common formula for losses

The Application Specific FOM

- Nearly a dozen “standard” topologies in use today
 - Each with its own distribution of losses
 - Conduction losses dominate LS Mosfet losses but switching losses dominate HS Mosfet in a synchronous buck
 - FOM does not account for Coss and body diode related losses
- Bottom line – we need Application Specific FOM
 - One number does not fit all!

AC-DC: Power Factor Correction







What and Why

- To minimise transmission losses input current must have the same shape and phase as voltage
- Two methods for AC current shaping with voltage
- Discontinuous current method for low power
- Continuous current method for high power
- Both require input current filter to remove switching freq content

AC-DC: Power Factor Correction

- Basic PFC Operation and MOSFET Related Loss
 - 420W Platform, Vout 390V



80 Plus Certified Power Supplies

- Driving performance from standard planar technology to superjunction is the 80 Plus certification
- 80 Plus Power Supply Certification
 - The 80 Plus performance specification requires power supplies in computers and servers to be 80% or greater energy efficient at 10, 20, 50, and 100% of rated load with a true power factor of 0.9 or greater.

What is 80 PLUS certified?

X


80 PLUS Certification	115V Internal Non-Redundant				230V Internal Redundant			
	10%	20%	50%	100%	10%	20%	50%	100%
80 PLUS	—	80%	80%	80% / PFC .90	—	—	—	—
80 PLUS Bronze	—	82%	85% / PFC .90	82%	—	81%	85% / PFC .90	81%
80 PLUS Silver	—	85%	88% / PFC .90	85%	—	85%	89% / PFC .90	85%
80 PLUS Gold	—	87%	90% / PFC .90	87%	—	88%	92% / PFC .90	88%
80 PLUS Platinum	—	90%	92% / PFC .95	89%	—	90%	94% / PFC .95	91%
80 PLUS Titanium	—	—	—	—	90%	94% / PFC .95	98%	91%

Selecting the right device for PFC

■ Full Power Loss Equations may not be immediately intuitive

- Often prefer simplified Figure of Merit Approach – $R_{ds(on)} * Q_g$
- With the latest technology advances this may be over-simplified



$$P_{tot} = I_{ac}^2 \times TCR \times R_{ds(on)} + \frac{1}{2} \times VDC \times \frac{I_{ac}}{I_{geq}} \times F_{sw} \times Q_{sw} + \frac{1}{2} \times VDC \times F_{sw} \times Q_{oss} + V_{drv} \times Q_g \times F_{sw}$$



AC-DC: Power Factor Correction


- Efficiency results with fast gate drive, $R_{gate} = 3 \text{ Ohm}$

Part Number	Full Load Efficiency	Loss @ 5% Load (W)	Rds(on)	Vds peak (V)	Trise (ns)	Gate Delay (ns)
Competing device	93.09%	3.26	90	505	5.5	91
SiHP30N60E	93.08%	3.15	99	492	5.6	99
SiHP33N60E	93.09%	3.33	82	501	5.4	113
SiHP22N60E	92.65%	2.97	145			



Low Inductance Packaging – 8x8



- New High Voltage MOSFET SMD
 - Small footprint 64 mm² with a maximum height of 1mm
 - Low inductance for fast switching HV applications
 - Kelvin source connection to reduce gate noise
 - Packaging option for high current density generations
 - Smaller than D2PAK
 - 60% footprint, 80% height, and 90% volume reduction
 - Applications
 - Server/Telecommunications
 - Adaptors
 - High power and high current density SMPS



AC-DC: Power Factor Correction

- Waveform conditioning using external gate resistor
 - 13Ω vs 3Ω increases turn off delay time and rise time
 - Peak voltage reduced by 30V, but with 0.5% efficiency sacrifice

Part Number	Full Load Efficiency	Loss @ 5% Load (W)	Vds peak (V)	Trise (ns)	Gate Delay (ns)
SiHP30N60E	93.08%	3.15	492	5.6	99
SiHP30N60E High Gate Resistor	92.58%	3.16	461	9.4	222



Initial Recommendations Based on Output Power Requirement

Power Factor Correction MOSFET Selector Guide							
Pout	Pout	Pout	Pout	Pout	Pout	Pout	Pout
5W	10W	20W	25W to 50W	75W to 100W	125W	150W	200W to 250W
500V	500V	500V	500V	500V	500V	500V	500V
SiHx3N50D	SiHx5N50D	SiHx12N50C	SiHx12N50C	SiHx16N50C	SiHx16N50C	SiHx16N50C	SiHx18N50D
SiHx5N50D	SiHx8N50D	SiHx8N50D	SiHx8N50D	SiHx12N50C	SiHx14N50D	SiHx14N50D	SiHx16N50C
600V	600V	600V	600V	600V	600V	600V	600V
SiHx7N60E	SiHx7N60E	SiHx7N60E	SiHx7N60E	SiHx12N60E	SiHx12N60E	SiHx22N60E	SiHx22N60E
650V	650V	650V	650V	650V	650V	650V	650V
SiHx6N65E	SiHx6N65E	SiHPxN65E	SiHx6N65E	SiHx15N65E	SiHx15N65E	SiHx22N65E	SiHx22N65E

Pout	Pout	Pout	Pout	Products Under Development
300W to 500W	600 W	750W to 1kW	>1kW	
500V	500V	600V		
SiHS36N50D	SiHS36N50D	SiHG73N60E		
600V	600V	SiHG47N60E		
SiHx30N60E	SiHG33N60E	650V		
SiHx33N60E	SiHG47N60E	SiHG64N65E*		
650V	650V	SiHG47N65E		
SiHx24N65E	SiHG47N65E			
SiHx28N65E				

600V/650V Super Junction Technology


■ Low on-resistance:

- 30% reduction in on-resistance over its predecessor (S Series)
- 39mΩ (max) to 600mΩ (max) at $V_{GS} = 10V$ in multiple packages
- Increased power density for new levels of efficiency with same footprint

Part Number	$V_{DSS(PPSS)} (V)$ (min)	$I_D @ 25^\circ C$ (max)	$R_{DS(on)} (typ)$	$Q_G (nC)$ (typ)	$C_{rss} (pF)$ (typ)	FOM
SiHG47N60E	600	47	0.055	146.9	5.0	8.07
Competitor 1	600	53	0.065	166.9	12.7	10.84
Competitor 2	600	47	0.058	268.8	58	13.7

■ Provides reliable operation

- 100% avalanche (UIS) tested
- High single pulse (E_{AS}) avalanche energy capability




E Series MOSFET Technology



■ Target Applications

- Renewable Energy (Solar Micro & Central Inverters)
- Industrial (Welding, Battery Chargers)
- Telecommunications (Servers, UPS)
- Lighting (LED, HID)
- Smart Grid (Smart Meters, Appliances)
- General (SMPS)

Isolated DC-DC: Efficiency and FOM



Primary Side for Full Bridge Resonant Topology

Detail Loss Equation	Key Parameters for Primary Side Switch:
$P_d = \left(\frac{P_{th}}{V_{in}} \right)^2 \times \frac{TCR}{2} \times R_{ds} + \frac{P_{th}}{2} \times \left(\frac{Q_{sw}}{I_{gon}} + \frac{I_{ppk}}{V_{in}} \times L_{pcb} \right) \times F_{sw} + \frac{1}{4} \times V_{in} \times Q_{oss} \times F_{sw} + V_{drv} \times Q_g \times F_{sw}$	<ul style="list-style-type: none"> ✓ $R_{DS(ON)}$ ✓ Q_{Switch} ✓ C_{oss} / Q_{oss} ✓ Q_g


DC-DC topologies and zvs description

Various Topologies of Isolated DC-DC

Topologies


Half/Full Bridge DC-DC Converters

Over 250W




Forward / Active Reset Forward

100W to 200W



Flyback

Below 250W



Recommended Products

Benefit to Design

SiR672DP
SiR880ADP

Increase efficiency, power density

SiR846ADP
SiR882ADP
SiR878ADP

Reduce operating temperature

SiJ470DP

Reduce design size and component count

Recommended Products

Benefit to Design

SiR872ADP

Higher efficiency, power density

Reduce operating temperature

Saves energy

Recommended Products

Benefit to Design

Very low $R_{DS(ON)}$ Increases current output per device





SiR872ADP

Reduce component count by minimizing devices in parallel

SiSS40DN

Isolated DC-DC Efficiency and Balanced Power Loss

- Balanced losses will produce the most efficient solution
 - As $R_{DS(ON)}$ is reduced in newer technology and frequencies increase, conduction losses are no longer dominant
 - Power loss from Q_{switch} and Q_{oss} contributes more than conduction loss to the total power loss




Device	R_{DS}	Q_{SW}	Q_{OSS}	Q_G	Q_{RR}	V_{fwd}	Total Loss (W)
Optimized for 250W	8	4.86	43	19.4	28.0	0.75	0.50
	Loss	0.25	0.07	0.10	0.02	0.00	0.05
SiR846ADP	6.5	13.3	54	44	64	0.75	0.63
	Loss	0.20	0.20	0.13	0.04	0.00	0.05
SiR870DP	5	15.9	130	55.7	82	0.75	0.81
	Loss	0.16	0.24	0.31	0.06	0.00	0.05
Competing Device	6.3	13.5	62	42	112	0.75	0.64
	Loss	0.20	0.20	0.15	0.04	0.00	0.05

Reduce Switching Losses with Lower C_{oss} & Q_{oss}

Comparison - SiR880ADP vs. SiR880DP



Parameters	SiR880ADP	SiR880DP	Improvement
C_{oss} (pF) @ $V_{DS} = 40$ V	1200	1525	20%
Q_{oss} (nC)	70	85	18%



C_{oss} Contributes to:



C_{oss} Reduction Improves Efficiency for ThunderFET®




- With 20% C_{oss} reduction, SiR880ADP has uniformly lower loss compared to SiR880DP
 - At light load, the efficiency improves around 2.5%
 - 1W less power loss = 20% power loss reduction
- When dead time is reduced, ZVS is lost and the losses increase at low loads
 - At higher loads ZVS is restored and losses are almost same as longer dead time

Recommended Solution for Primary Side



PowerPAK® SO-8



PowerPAK® SO-8L
(AL Based PCB)



PowerPAK® 1212-8


Features and Benefits:

- **Next generation 80V technology reduces $R_{DS(ON)}$ by 30% with improved dynamic specifications**
 - SiR672DP and SiS828DN
 - Increased immunity to gate coupling - Q_{GD}/Q_{GS} ratio is below 0.6
- **ThunderFET® provides low $R_{DS(ON)}$ for 5V gate drive**

<u>Package</u>	<u>Part Number</u>	<u>V_{DS} (V)</u>	<u>V_{GS} (V)</u>	<u>$R_{DS(ON)}$ Max @10V (mΩ)</u>	<u>$R_{DS(ON)}$ Max @4.5V (mΩ)</u>	<u>Q_G Typ @10V (nC)</u>	<u>Q_G Typ @4.5V (nC)</u>	<u>Q_{GS} Typ (nC)</u>	<u>Q_{GD} Typ (nC)</u>	<u>Sample</u>	<u>Release</u>
PowerPAK® SO-8	SiR672DP	80	20	4.1		57		15.3	6.9	Now	Jul 13
	SiR880ADP	80	20	5.9	8.5	49.0	23.0	8.0	12.5	Now	Now
	SiR654DP	100	20	6.9	49.5	10.8	12	1.0	811	Q3 13	Q4 13
	SiR846ADP	100	20	7.8	-	44.0	26.7	8.2	9.2	Now	Now
	SiR878ADP	100	20	14.0	18.0	27.9	13.9	4.2	6.3	Now	Now
PowerPAK® SO-8L	SiJ470DP	100	20	9.1		37	7.9	7.9	9.2	Now	Jul 13
PowerPAK® 1212	SiS828DN	80	20	13.0		16.0		3.8	2.1	Q3 13	Q4 13
	SiSS40DN	100	20	21	16	3.4	4.2	0.9	220	Now	Jul 13

DC-DC POL / VRM: Efficiency and FOM

PWM
Controller



Synchronous Buck: $V_{in} = 12V$. (3.3-20V)

Static and Dynamic Parameters Important



$Bvdss$, $Idss$

$Rds(on)$ @ $Vgs = 4.5V$

$Qg(tot)$, Qgs , Qgd , Rg , Vth , $Coss$

t_{rr} , Qrr , Vf

UIS, (Peak current in avalanche)




Additional FOM info

Power Density benefits realized by TrenchFET® IV



Test Condition: $12V_{IN} / 1.8V_{OUT} / 300kHz / \text{Up to } 15A$

Device	Package	Silicon	R _{ds(on)} at 4.5V	Q _g (nC)	Q _{gd} (nC)	Q _{gd} :Q _{gs}	Efficiency @ 15A	P _{out} (W) / mm ²
SiR818DP	PowerPAK SO-8	TrenchFET® III	2.6mΩ	30.5	9.6	1.2	88.5%	0.86
SiSA04DN	PowerPAK 1212	TrenchFET® IV	2.5mΩ	22.4	4	0.47	88.74%	2.7

Efficiency Improvement with Gen IV. 12V to 1.8V DC-DC @300kHz
Comparing Gen IV in a package three times smaller than Gen III






SiR818DP



- 0.4% better peak efficiency than previous solution
- 60% smaller, lower Power Loss and temperature


Combining New Silicon with smaller integrated packages

PowerPAIR 3x3	SiZ340DT (9 mm ²)		SiZ300DT (9 mm ²)	
Product	HS	LS	HS	LS
Rds(on) typ. @4.5Vgs (mΩ)	11	5.5	26.5	13.5
Qg @ 4.5Vgs (nC)	4.8	9.7	3.5	6.8
Qgs (nC)	1.82	3.7	1.5	2.2
Qgd (nC)	0.85	1.72	1.1	2.3
Qsw (nC)	1.8	3.6	1.9	3.4
Qoss (nC)	6.6	8.3	3.3	4.4
Qrr (nC)	6	11	9	14
Vfwd (V)	0.8	0.8	0.84	0.82




Power Loss Analysis – SiZ340DT vs. SiZ300DT

Parameter	TrenchFET IV Devices		TrenchFET III Devices	
	SiZ340DT		SiZ300DT	
	HS	LS	HS	LS
Rds(on) Typ. @ 4.5Vgs (mΩ)	11	5.5	26.5	13.5
Qg (nC)	4.8	9.7	3.5	6.8
Qsw (nC)	1.8	3.6	1.9	3.4



- The combination of Rds, Qg and Coss improvement allows TrenchFET IV saves more power over previous generation
 - Enables 60% low side Rds(on) reduction in PowerPAIR 3x3 package to reduce conduction loss
 - Qsw remains similar while Rds(on) is reduced
 - Qg is reduced by 50% and Qsw is reduced by 60% with similar Rds(on)

Next Generation PowerPAIR® Design




Package	Part	<u>V_{DS} (V)</u>	<u>V_{GS} (V)</u>	<u>$R_{DS(ON)}$ 4.5V_{GS} Max (mΩ)</u>		<u>Q_G 4.5V (nC)</u>		<u>Q_{GS} (nC)</u>		<u>Q_{GD} (nC)</u>		<u>Sample</u>	<u>Release</u>
				<u>HS</u>	<u>LS</u>	<u>HS</u>	<u>LS</u>	<u>HS</u>	<u>LS</u>	<u>HS</u>	<u>LS</u>		
PPAIR 6x5	SiZF904DT	30	20/-16	5	1.0	12	60	5	20	2	12	Jan 2013	Mar 2013
PPAIR 6x5	SiZF906DT	30	20/-16	5	1.5	12	45	5	17	2	9	Jan 2013	Mar 2013

- Single-package power stage solution for 30A per phase increases power density
 - For DC-DC systems up to $V_{in} = 20V$
 - Low-side with flipped chip allows larger active area and lower $R_{DS(ON)}$
 - Kelvin Source connection improved high side switching


Package Design, PCB Layout and Thermal Performance

Results below obtained using

ThermaSim
Powered by
EPSILON
RILCEN



Min Device Temp	Max Device Temp	Min PCB Temp	Max PCB Temp
125°C	155°C	125°C	151°C





Min Device Temp	Max Device Temp	Min PCB Temp	Max PCB Temp
119°C	196°C	119°C	192°C


Levels of Power Stage Integration



DrMOS



microBUCK™



microBRICK™

DrMOS – Integrated Power Stage

Target Applications:

Multi Phase power stage for Vcore and DDR Memory

- Server, PC, Graphic Cards

Value Proposition:


- Power Density
- High Switching Frequency
- Ease of use

Output Power ↑

Common Features:


- Compatibility to with all IC Controllers
- Intel 4.0 DrMOS specification compliant

SiC780/A




4.5V~16V operation
LS=1.4mΩ, HS=6mΩ
Supports 50A
5V / 3.3V PWM
Diode Emulation (SMOD)
MLP66-40L

SiC778/A




4.5V~16V operation
LS=1.6mΩ, HS=6mΩ
Supports 40A
3.3V PWM
Diode Emulation (SMOD)
MLP66-40L

SiC789/A



4.5V~16V operation
LS=0.8mΩ, HS=3.5mΩ
Supports 60A
5V / 3.3V PWM
Diode Emulation (SMOD)
MLP66-40L

SiC786



4.5V~16V operation
LS=1.4mΩ, HS=6mΩ
Supports 50A
5V PWM
Diode Emulation (SMOD)
MLP66-40L

SiC620R



4.5V~16V operation
LS=1.1mΩ, HS=4.0mΩ
Supports 60A
5V / 3.3V PWM
Diode Emulation (SMOD)
Dual Side Cooling
MLP55-31L

2012,Q3

2012,Q4

microBuck® – Product Offering

Target Applications:

Point Of Load (POL) DC\DC in

- Server, Networking, Telecom
- Notebook, Tablet

Value Proposition:

- Scalability
- All Ceramic solution
- Fast Transient
- Ease of use

MLP55-32L

Output Power ↑

Common Features:

- Constant On Time Topology

SO-8



SiC413*

4.5V~26V operation
Supports 4A

MLP44-28L



SiC414
SiC424

3V~26V operation
Supports 6A
Non Ultrasonic Mode
Ultrasonic Mode

MLP33-16L




SiP12108

2.7~5.5V operation
Supports 5A

SiP12107

2.7~5.5V operation
Supports 3A



SiC401A/B

3V~16V operation
Supports 15A

SiC402A/B

3V~26V operation
Supports 10A

SiC403

3V~26V operation
Supports 6A

For More Information:
Existing Arrow Customers: 800 777 2776
New Customers: 800 833 3557
www.arrownac.com/powermanagement